

AMENDMENTS TO THE SPECIFICATION

Please amend the second full paragraph on page 5 as follows:

When the monitor potential V_M is higher than the input potential V_I , the current flowing into P-type transistor 3 becomes larger than the current flowing into N-type transistor 5, increasing the potential V_3 at node N3. This reduces the current flowing into P-type transistor 8, thereby reducing the monitor potential V_M . When the monitor potential V_M is smaller than the input potential V_I , the current flowing into P-type transistor 3 becomes smaller than the current flowing into the N-type transistor 5, reducing the potential V_3 at node N3. This allows larger current to flow into P-type transistor 8, increasing the monitor potential V_M . Thus, $V_M = V_I$.

Please amend the third full paragraph on page 17 as follows:

When the output potential V_O is higher than the input potential V_I , the gate-source voltage of N-type transistor 10 in push type drive circuit 1 becomes smaller than the threshold voltage V_{TN} of N-type transistor ~~86~~ 10 and thus N-type transistor 10 becomes non-conductive, while the source-gate voltage of P-type transistor 58 in pull type drive circuit 65 becomes larger than the absolute value of the threshold voltage V_{TP} of P-type transistor 58 and thus P-type transistor 58 becomes conductive, thereby reducing the output potential V_O .

Please amend the last paragraph on page 19 and continuing onto page 20 as follows:

Switches S1a and S1b are connected between input node N1 and the gates of N-type transistor 5 and P-type transistor 28 of drive circuits 1 and 65, respectively. Capacitor 111a and switch S2a are connected in series between the gate of N-type transistor 5 of drive circuit 1 and

the source of N-type transistor 10 (node N10). Capacitor 111b and switch S2b are connected in series between the gate of N-type transistor 5 28 of drive circuit 65 and the source of P-type transistor 58 (node N60). Switch S3a is connected between input node N1 and a node between capacitor 111a and switch S2a. Switch S3b is connected between input node N1 and a node between capacitor 111b and switch S2b. Switches S4a and S4b are connected between respective nodes, N10 and N60, and output node N2.

Please amend the second full paragraph on page 20 as follows:

Then, when switches S1a, S2a, S1b, and S2b are turned off, the offset voltages VOFa, VOFb are retained in capacitors 111a and 111b, respectively. Then, when switches S3a, S3b are turned on, the gate voltages of N-type transistors 5 and P-type transistor 28 of drive circuits 1, 65 are given by: $V_I + V_{OFa}$ and $V_I + V_{OFb}$, respectively. As a result, the output potentials V10, V60 of their respective drive circuits 1, 65 are given by: $V_{10} = V_I + V_{OFa} - V_{OFa} = V_I$ and $V_{60} = V_I + V_{OFb} - V_{OFb} = V_I$, thereby eliminating the offset voltages VOFa, VOFb of their respective drive circuits 1, 65. Finally, switches S4a, S4b are turned on such that $V_O = V_I$.